Jindrich Zejda, Eduard Cerny. Gate-level timing verification using waveform narrowing. In Jean Mermet, editor, Proceedings EURO-DAC 94, European Design Automation Conference, Grenoble, France, September 19-22, 1994. pages 374-379, IEEE Computer Society, 1994. [doi]
Abstract is missing.