Cost Optimum Embedded DRAM Design by Yield Analysis

Youhei Zenda, Koji Nakamae, Hiromu Fujioka. Cost Optimum Embedded DRAM Design by Yield Analysis. In 11th IEEE International Workshop on Memory Technology, Design, and Testing (MTDT 2003), 28-29 July 2003, San Jose, CA, USA. pages 20, IEEE Computer Society, 2003. [doi]

Authors

Youhei Zenda

This author has not been identified. Look up 'Youhei Zenda' in Google

Koji Nakamae

This author has not been identified. Look up 'Koji Nakamae' in Google

Hiromu Fujioka

This author has not been identified. Look up 'Hiromu Fujioka' in Google