A 3-GHz 70-mb SRAM in 65-nm CMOS technology with integrated column-based dynamic power supply - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Kevin Zhang, Uddalak Bhattacharya, Zhanping Chen, Fatih Hamzaoglu, Daniel Murray, Narendra Vallepalli, Yih Wang, Bo Zheng, Mark Bohr. A 3-GHz 70-mb SRAM in 65-nm CMOS technology with integrated column-based dynamic power supply. J. Solid-State Circuits, 41(1):146-151, 2006. [doi]

This author has not been identified. Look up 'Kevin Zhang' in GoogleThis author has not been identified. Look up 'Uddalak Bhattacharya' in GoogleThis author has not been identified. Look up 'Zhanping Chen' in GoogleThis author has not been identified. Look up 'Fatih Hamzaoglu' in GoogleThis author has not been identified. Look up 'Daniel Murray' in GoogleThis author has not been identified. Look up 'Narendra Vallepalli' in GoogleThis author has not been identified. Look up 'Yih Wang' in GoogleThis author has not been identified. Look up 'Bo Zheng' in GoogleThis author has not been identified. Look up 'Mark Bohr' in Google

runs on WebDSL