Yiqian Zhang, Xianlong Hong, Yici Cai. An efficient algorithm for buffered routing tree construction under fixed buffer locations with accurate delay models. In International Symposium on Circuits and Systems (ISCAS 2005), 23-26 May 2005, Kobe, Japan. pages 97-100, IEEE, 2005. [doi]
Abstract is missing.