The following publications are possibly variants of this publication:
- A Novel 9T1C-SRAM Compute-In-Memory Macro With Count-Less Pulse-Width Modulation Input and ADC-Less Charge-Integration-Count OutputKaili Zhang, Deming Zhang, MingYang Song, Zhipeng Guo, You Wang 0002, Chengzhi Wang, Yue Zhang 0010, Lang Zeng. tcasI, 70(10):3944-3953, October 2023. [doi]
- A 128 Kb DAC-less 6T SRAM computing-in-memory macro with prioritized subranging ADC for AI edge applicationsKanglin Xiao, Xiaoxin Cui, Xin Qiao, Xin'an Wang, Yuan Wang 0001. mj, 126:105506, 2022. [doi]
- Efficiency by Incrementalization: An IntroductionYanhong A. Liu. lisp, 13(4):289-313, 2000.
- Macro UniversityShi-Kuo Chang, Timothy Arndt, Stefano Levialdi, A.-C. Liu, Jianhua Ma, Timothy K. Shih, Genoveffa Tortora. ijcpol, 13(3):205-221, 2000. [doi]
- An ADC-Less RRAM-Based Computing-in-Memory Macro With Binary CNN for Efficient Edge AIYi Li, Jia Chen, Linfang Wang, Woyu Zhang, Zeyu Guo, Jun Wang, Yongkang Han, Zhi Li, Fei Wang, Chunmeng Dou, Xiaoxin Xu, Jianguo Yang, Zhongrui Wang, Dashan Shang. tcasII, 70(6):1871-1875, June 2023. [doi]