Ge Zhang, Zichu Qi, Weiwu Hu. A novel design of leading zero anticipation circuit with parallel error detection. In International Symposium on Circuits and Systems (ISCAS 2005), 23-26 May 2005, Kobe, Japan. pages 676-679, IEEE, 2005. [doi]
Abstract is missing.