Researchr is a web site for finding, collecting, sharing, and reviewing scientific publications, for researchers by researchers.
Sign up for an account to create a profile with publication list, tag and review your related work, and share bibliographies with your co-authors.
Junxiang Zhang, Qinghua Sheng, Rui Pan, Jiawei Wang, Kuan Qin, Xiaofang Huang, Xiaoyan Niu. Hardware architecture optimization for high-frequency zeroing and LFNST in H.266/VVC based on FPGA. J. Real-Time Image Processing, 21(3):90, May 2024. [doi]
Possibly Related PublicationsThe following publications are possibly variants of this publication: Bit-level optimization for high-level synthesis and FPGA-based accelerationJiyu Zhang, Zhiru Zhang, Sheng Zhou, Mingxing Tan, Xianhua Liu, Xu Cheng, Jason Cong. fpga 2010: 59-68 [doi] Scalable FPGA-based Architecture for High-Performance Per-Flow Traffic MeasurementJunzhong Shen, Mei Wen, Minjin Tang, Xiaolei Zhao, Chunyuan Zhang. fpga 2020: 315 [doi]
The following publications are possibly variants of this publication: