The following publications are possibly variants of this publication:
- A clock-based dynamic logic for the verification of CCSL specifications in synchronous systemsYuanrui Zhang, Hengyang Wu, Yixiang Chen, Frédéric Mallet. SCP, 203:102591, 2021. [doi]
- A Logical Approach for the Schedulability Analysis of CCSLYuanrui Zhang, Frédéric Mallet, Huibiao Zhu, Yixiang Chen. tase 2019: 25-32 [doi]
- A clock-based dynamic logic for schedulability analysis of CCSL specificationsYuanrui Zhang, Frédéric Mallet, Huibiao Zhu, Yixiang Chen, Bo Liu, Zhiming Liu 0001. SCP, 202:102546, 2021. [doi]
- Specification and verification of time requirements with CCSL and EsterelCharles André, Frédéric Mallet. lctrts 2009: 167-176 [doi]
- Boundness Issues in CCSL SpecificationsFrédéric Mallet, Jean-Vivien Millo. icfem 2013: 20-35 [doi]
- Schedulability Analysis with CCSL SpecificationsLing Yin, Jing Liu, Zuohua Ding, Frédéric Mallet, Robert de Simone. apsec 2013: 414-421 [doi]
- Logical Time and Temporal Logics: Comparing UML MARTE/CCSL and PSLRégis Gascon, Frédéric Mallet, Julien DeAntoni. time 2011: 141-148 [doi]
- A verification framework for spatio-temporal consistency language with CCSL as a specification languageYuanrui Zhang, Frédéric Mallet, Yixiang Chen. fcsc, 14(1):105-129, 2020. [doi]
- Safe CCSL specifications and marked graphsFrédéric Mallet, Jean-Vivien Millo, Robert de Simone. memocode 2013: 157-166 [doi]