A 0.25-0.4V, Sub-0.11mW/GHz, 0.15-1.6GHz PLL Using an Offset Dual-Path Loop Architecture with Dynamic Charge Pumps - researchr publication

researchr

You are not signed in
Sign in
Sign up

Zhao Zhang, Guang Zhu, C. Patrick Yue. A 0.25-0.4V, Sub-0.11mW/GHz, 0.15-1.6GHz PLL Using an Offset Dual-Path Loop Architecture with Dynamic Charge Pumps. In 2019 Symposium on VLSI Circuits, Kyoto, Japan, June 9-14, 2019. pages 158, IEEE, 2019. [doi]

Abstract is missing.

runs on WebDSL