A four-bit full adder implemented on fast SiGe FPGAs with novel power control scheme - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Kuan Zhou, Michael Chu, Chao You, Jong-Ru Guo, Channakeshav, John Mayega, John F. McDonald, Russell P. Kraft, Bryan S. Goda. A four-bit full adder implemented on fast SiGe FPGAs with novel power control scheme. In FPGA. pages 248, 2003. [doi]

This author has not been identified. Look up 'Kuan Zhou' in GoogleThis author has not been identified. Look up 'Michael Chu' in GoogleThis author has not been identified. Look up 'Chao You' in GoogleThis author has not been identified. Look up 'Jong-Ru Guo' in GoogleThis author has not been identified. Look up 'Channakeshav' in GoogleThis author has not been identified. Look up 'John Mayega' in GoogleThis author has not been identified. Look up 'John F. McDonald' in GoogleThis author has not been identified. Look up 'Russell P. Kraft' in GoogleThis author has not been identified. Look up 'Bryan S. Goda' in Google

runs on WebDSL