An efficient balanced truncation realization algorithm for interconnect model order reduction - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

D. Zhou, Wei Li, W. Cai, N. Guo. An efficient balanced truncation realization algorithm for interconnect model order reduction. In International Symposium on Circuits and Systems (ISCAS 2001), 6-9 May 2001, Sydney, Australia. pages 383-386, IEEE, 2001. [doi]

This author has not been identified. Look up 'D. Zhou' in GoogleThis author has not been identified. Look up 'Wei Li' in GoogleThis author has not been identified. Look up 'W. Cai' in GoogleThis author has not been identified. Look up 'N. Guo' in Google

runs on WebDSL