D. Zhou, Wei Li, W. Cai, N. Guo. An efficient balanced truncation realization algorithm for interconnect model order reduction. In International Symposium on Circuits and Systems (ISCAS 2001), 6-9 May 2001, Sydney, Australia. pages 383-386, IEEE, 2001. [doi]
No references recorded for this publication.
No citations of this publication recorded.