The following publications are possibly variants of this publication:
- Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAsYifan Yang, Qijing Huang, Bichen Wu, Tianjun Zhang, Liang Ma 0003, Giulio Gambardella, Michaela Blott, Luciano Lavagno, Kees A. Vissers, John Wawrzynek, Kurt Keutzer. fpga 2019: 23-32 [doi]
- N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing CoresYu Gong, Zhihan Xu, Zhezhi He, Weifeng Zhang, Xiaobing Tu, Xiaoyao Liang, Li Jiang. fpga 2022: 112-122 [doi]
- Automatic SoC design flow on many-core processors: a software hardware co-design approach for FPGAsLing Liu, Oleksii Morozov, Yuxing Han, Jürg Gutknecht, Patrick R. Hunziker. fpga 2011: 37-40 [doi]
- Software Hardware Co-Optimized BFS on FPGAsZachary Sherer, Eric Finnerty, Yan Luo, Hang Liu. fpga 2019: 190 [doi]