Zeljko Zilic, Katarzyna Radecka. : Identifying redundant gate replacements in verification by error modeling. In Proceedings IEEE International Test Conference 2001, Baltimore, MD, USA, 30 October - 1 November 2001. pages 803-812, IEEE Computer Society, 2001.
No reviews for this publication, yet.