Layout Generator for Transistor-Level High-Density Regular Circuits

Yi-Wei Lin, Malgorzata Marek-Sadowska, Wojciech Maly. Layout Generator for Transistor-Level High-Density Regular Circuits. IEEE Trans. on CAD of Integrated Circuits and Systems, 29(2):197-210, 2010. [doi]

Abstract

Abstract is missing.