0 | -- | 0 | Amin Kalantar, Zachary Zimmerman, Philip Brisk. FPGA-based Acceleration of Time Series Similarity Prediction: From Cloud to Edge |
0 | -- | 0 | Ilias Giechaskiel, Shanquan Tian, Jakub Szefer. Cross-VM Covert- and Side-Channel Attacks in Cloud FPGAs |
0 | -- | 0 | Riadh Ben Abdelhamid, Yoshiki Yamaguchi, Taisuke Boku. A Scalable Many-core Overlay Architecture on an HBM2-enabled Multi-Die FPGA |
0 | -- | 0 | Zhiqiang Que, Hiroki Nakahara, Hongxiang Fan, He Li 0008, Jiuxi Meng, Kuen Hung Tsoi, Xinyu Niu, Eriko Nurvitadhi, Wayne Luk. Remarn: A Reconfigurable Multi-threaded Multi-core Accelerator for Recurrent Neural Networks |
0 | -- | 0 | Oliver Sinnen, Qiang Liu 0011, Azadeh Davoodi. Introduction to Special Section on FPT'20 |
0 | -- | 0 | Shayan Moini, Aleksa Deric, Xiang Li, George Provelengios, Wayne P. Burleson, Russell Tessier, Daniel E. Holcomb. Voltage Sensor Implementations for Remote Power Attacks on FPGAs |
0 | -- | 0 | Dennis Leander Wolf, Christoph Spang 0001, Daniel Diener, Christian Hochberger. Advantages of a Statistical Estimation Approach for Clock Frequency Estimation of Heterogeneous and Irregular CGRAs |
0 | -- | 0 | Zhuofu Tao, Chen Wu, Yuan Liang, Kun Wang 0005, Lei He 0001. LW-GCN: A Lightweight FPGA-based Graph Convolutional Network Accelerator |
0 | -- | 0 | Xiang Li, Peter Stanwicks, George Provelengios, Russell Tessier, Daniel E. Holcomb. Jitter-based Adaptive True Random Number Generation Circuits for FPGAs in the Cloud |
0 | -- | 0 | Niklas Schelten, Fritjof Steinert, Justin Knapheide, Anton Schulte, Benno Stabernack. A High-Throughput, Resource-Efficient Implementation of the RoCEv2 Remote DMA Protocol and its Application |
0 | -- | 0 | Mário P. Véstias, Rui Policarpo Duarte, José T. de Sousa, Horácio C. Neto. Efficient Design of Low Bitwidth Convolutional Neural Networks on FPGA with Optimized Dot Product Units |
0 | -- | 0 | Lenos Ioannou, Suhaib A. Fahmy. Streaming Overlay Architecture for Lightweight LSTM Computation on FPGA SoCs |
0 | -- | 0 | Kaichuang Shi, Xuegong Zhou, Hao Zhou, Lingli Wang. An Optimized GIB Routing Architecture with Bent Wires for FPGA |
0 | -- | 0 | Xiangwei Li, Douglas L. Maskell, Carol Jingyi Li, Philip H. W. Leong, David Boland. A Scalable Systolic Accelerator for Estimation of the Spectral Correlation Density Function and Its FPGA Implementation |
0 | -- | 0 | Veronia Iskandar, Mohamed A. Abd El ghany, Diana Göhringer. Near-memory Computing on FPGAs with 3D-stacked Memories: Applications, Architectures, and Optimizations |
0 | -- | 0 | Rafael Fão de Moura, João Paulo Cardoso de Lima, Luigi Carro. Data and Computation Reuse in CNNs Using Memristor TCAMs |