The following publications are possibly variants of this publication:
- A 5Gb/s transceiver with an ADC-based feedforward CDR and CMA adaptive equalizer in 65nm CMOSHisakatsu Yamaguchi, Hirotaka Tamura, Yoshiyasu Doi, Yasumoto Tomita, Takayuki Hamada, Masaya Kibune, Shuhei Ohmoto, Keita Tateishi, Oleksiy Tyshchenko, Ali Sheikholeslami, Tomokazu Higuchi, Junji Ogawa, Tamio Saito, Hideki Ishida, Kohtaroh Gotoh. isscc 2010: 168-169 [doi]
- An Adaptation Engine for a 2x Blind ADC-Based CDR in 65 nm CMOSBehrooz Abiri, Ali Sheikholeslami, Hirotaka Tamura, Masaya Kibune. jssc, 46(12):3140-3149, 2011. [doi]
- A blind ADC-based CDR with digital data interpolation and adaptive CTLE and DFEClifford Ting, Mohammad Sadegh Jalali, Ali Sheikholeslami, Masaya Kibune, Hirotaka Tamura. cicc 2014: 1-4 [doi]
- A fractional-sampling-rate ADC-based CDR with feedforward architecture in 65nm CMOSOleksiy Tyshchenko, Ali Sheikholeslami, Hirotaka Tamura, Yasumoto Tomita, Hisakatsu Yamaguchi, Masaya Kibune, Takuji Yamamoto. isscc 2010: 166-167 [doi]
- A Blind Baud-Rate ADC-Based CDRC. Ting, J. Liang, A. Sheikholeslami, Masaya Kibune, H. Tamura. jssc, 48(12):3285-3295, 2013. [doi]
- A 36Gb/s Adaptive Baud-Rate CDR with CTLE and 1-Tap DFE in 28nm CMOSDanny Yoo, Mohammad Bagherbeik, Wahid Rahman, Ali Sheikholeslami, Hirotaka Tamura, Takayuki Shibasaki. isscc 2019: 126-128 [doi]
- A 1-to-6Gb/s phase-interpolator-based burst-mode CDR in 65nm CMOSBehrooz Abiri, Ravi Shivnaraine, Ali Sheikholeslami, Hirotaka Tamura, Masaya Kibune. isscc 2011: 154-156 [doi]