Tariq B. Ahmad, Maciej J. Ciesielski. Parallel Multi-core Verilog HDL Simulation Using Domain Partitioning. In IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2014, Tampa, FL, USA, July 9-11, 2014. pages 619-624, IEEE, 2014. [doi]
Abstract is missing.