The following publications are possibly variants of this publication:
- T CMOS Preamplifier for Low-Power and High-Speed Gigabit-DRAM ArraysAkira Kotabe, Yoshimitsu Yanagawa, Satoru Akiyama, Tomonori Sekiguchi. jssc, 45(11):2348-2355, 2010. [doi]
- t Small-Offset Gated-Preamplifier for Sub-1-V DRAM Mid-Point SensingSatoru Akiyama, Riichiro Takemura, Tomonori Sekiguchi, Akira Kotabe, Kiyoo Itoh. ieicet, 95-C(4):600-608, 2012. [doi]
- Small-Sized Leakage-Controlled Gated Sense Amplifier for 0.5-V Multi-Gigabit DRAM ArraysAkira Kotabe, Riichiro Takemura, Yoshimitsu Yanagawa, Tomonori Sekiguchi, Kiyoo Itoh. ieicet, 95-C(4):594-599, 2012. [doi]
- A low-impedance open-bitline array for multigigabit DRAMTomonori Sekiguchi, Kiyoo Itoh, Tsugio Takahashi, Masahiro Sugaya, Hiroki Fujisawa, Masayuki Nakamura, Kazuhiko Kajigaya, Katsutaka Kimura. jssc, 37(4):487-498, 2002. [doi]