The following publications are possibly variants of this publication:
- Low-Vt small-offset gated preamplifier for sub-1V gigabit DRAM arraysSatoru Akiyama, Tomonori Sekiguchi, Riichiro Takemura, Akira Kotabe, Kiyoo Itoh. isscc 2009: 142-143 [doi]
- A 0.5-V FD-SOI twin-cell DRAM with offset-free dynamic-V::::::T:::::: sense amplifiersRiichiro Takemura, Kiyoo Itoh, Tomonori Sekiguchi. islped 2006: 123-126 [doi]
- T CMOS Preamplifier for Low-Power and High-Speed Gigabit-DRAM ArraysAkira Kotabe, Yoshimitsu Yanagawa, Satoru Akiyama, Tomonori Sekiguchi. jssc, 45(11):2348-2355, 2010. [doi]
- Small-Sized Leakage-Controlled Gated Sense Amplifier for 0.5-V Multi-Gigabit DRAM ArraysAkira Kotabe, Riichiro Takemura, Yoshimitsu Yanagawa, Tomonori Sekiguchi, Kiyoo Itoh. ieicet, 95-C(4):594-599, 2012. [doi]