Reduction of interpolants for logic synthesis

John D. Backes, Marc D. Riedel. Reduction of interpolants for logic synthesis. In 2010 International Conference on Computer-Aided Design (ICCAD 10), November 7-11, 2010, San Jose, CA, USA. pages 602-609, IEEE, 2010. [doi]

Abstract

Abstract is missing.