Reducing expected delay and power in FPGAs using buffer insertion in single-driver wires

Anahita Bagheri, Nasser Masoumi. Reducing expected delay and power in FPGAs using buffer insertion in single-driver wires. Microelectronics Journal, 43(12):1038-1045, 2012. [doi]

Abstract

Abstract is missing.