Layout-Accurate Design and Implementation of a High-Throughput Interconnection Network for Single-Chip Parallel Processing

Aydin O. Balkan, Michael N. Horak, Gang Qu, Uzi Vishkin. Layout-Accurate Design and Implementation of a High-Throughput Interconnection Network for Single-Chip Parallel Processing. In John W. Lockwood, Fabrizio Petrini, Ron Brightwell, Dhabaleswar K. Panda, editors, 15th Annual IEEE Symposium on High-Performance Interconnects, HOTI 2007, Stanford, CA, USA, August 22-24, 2007. pages 21-28, IEEE Computer Society, 2007. [doi]

Abstract

Abstract is missing.