Circuit and process co-design with vertical gate-all-around nanowire FET technology to extend CMOS scaling for 5nm and beyond technologies - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

T. Huynh Bao, Dmitry Yakimets, Julien Ryckaert, Ivan Ciofi, R. Baert, A. Veloso, J. Bommels, Nadine Collaert, Philippe Roussel, S. Demuynck, Praveen Raghavan, Abdelkarim Mercha, Zsolt Tokei, Diederik Verkest, Aaron Thean, Piet Wambacq. Circuit and process co-design with vertical gate-all-around nanowire FET technology to extend CMOS scaling for 5nm and beyond technologies. In 44th European Solid State Device Research Conference, ESSDERC 2014, Venice Lido, Italy, September 22-26, 2014. pages 102-105, IEEE, 2014. [doi]

This author has not been identified. Look up 'T. Huynh Bao' in GoogleThis author has not been identified. Look up 'Dmitry Yakimets' in GoogleThis author has not been identified. Look up 'Julien Ryckaert' in GoogleThis author has not been identified. Look up 'Ivan Ciofi' in GoogleThis author has not been identified. Look up 'R. Baert' in GoogleThis author has not been identified. Look up 'A. Veloso' in GoogleThis author has not been identified. Look up 'J. Bommels' in GoogleThis author has not been identified. Look up 'Nadine Collaert' in GoogleThis author has not been identified. Look up 'Philippe Roussel' in GoogleThis author has not been identified. Look up 'S. Demuynck' in GoogleThis author has not been identified. Look up 'Praveen Raghavan' in GoogleThis author has not been identified. Look up 'Abdelkarim Mercha' in GoogleThis author has not been identified. Look up 'Zsolt Tokei' in GoogleThis author has not been identified. Look up 'Diederik Verkest' in GoogleThis author has not been identified. Look up 'Aaron Thean' in GoogleThis author has not been identified. Look up 'Piet Wambacq' in Google

runs on WebDSL