A Design of BNN Accelerator using Gate-level Pipelined Self-Synchronous Circuit

Amartuvshin Bayasgalan, Makoto Ikeda. A Design of BNN Accelerator using Gate-level Pipelined Self-Synchronous Circuit. In International Conference on IC Design and Technology, ICICDT 2023, Tokyo, Japan, September 25-28, 2023. pages 20-24, IEEE, 2023. [doi]

Abstract

Abstract is missing.