Design Space Pruning Through Early Estimations of Area/Delay Tradeoffs for FPGA Implementations

Sebastien Bilavarn, Guy Gogniat, Jean Luc Philippe, Lilian Bossuet. Design Space Pruning Through Early Estimations of Area/Delay Tradeoffs for FPGA Implementations. IEEE Trans. on CAD of Integrated Circuits and Systems, 25(10):1950-1968, 2006. [doi]

Authors

Sebastien Bilavarn

This author has not been identified. Look up 'Sebastien Bilavarn' in Google

Guy Gogniat

This author has not been identified. Look up 'Guy Gogniat' in Google

Jean Luc Philippe

This author has not been identified. Look up 'Jean Luc Philippe' in Google

Lilian Bossuet

This author has not been identified. Look up 'Lilian Bossuet' in Google