Sebastien Bilavarn, Guy Gogniat, Jean Luc Philippe, Lilian Bossuet. Design Space Pruning Through Early Estimations of Area/Delay Tradeoffs for FPGA Implementations. IEEE Trans. on CAD of Integrated Circuits and Systems, 25(10):1950-1968, 2006. [doi]
No references recorded for this publication.
No citations of this publication recorded.