The following publications are possibly variants of this publication:
- 8.5 A 16nm auto-calibrating dynamically adaptive clock distribution for maximizing supply-voltage-droop tolerance across a wide operating rangeKeith A. Bowman, Sarthak Raina, Todd Bridges, Daniel Yingling, Hoan Nguyen, Brad Appel, Yesh Kolla, Jihoon Jeong, Francois Atallah, David Hansquine. isscc 2015: 1-3 [doi]
- A 22 nm All-Digital Dynamically Adaptive Clock Distribution for Supply Voltage Droop ToleranceKeith A. Bowman, Carlos Tokunaga, Tanay Karnik, Vivek K. De, James W. Tschanz. jssc, 48(4):907-916, 2013. [doi]
- A 22nm dynamically adaptive clock distribution for voltage droop toleranceKeith A. Bowman, Carlos Tokunaga, Tanay Karnik, Vivek K. De, Jim Tschanz. vlsic 2012: 94-95 [doi]
- A 409 GOPS/W Adaptive and Resilient Domino Register File in 22 nm Tri-Gate CMOS Featuring In-Situ Timing Margin and Error Detection for Tolerance to Within-Die Variation, Voltage Droop, Temperature and AgingJaydeep P. Kulkarni, Carlos Tokunaga, Paolo A. Aseron, Trang Nguyen, Charles Augustine, James W. Tschanz, Vivek De. jssc, 51(1):117-129, 2016. [doi]