A recursive technique for computing delays in series-parallel MOS transistor circuits

Jean Paul Caisso, Eduard Cerny, Nicholas C. Rumin. A recursive technique for computing delays in series-parallel MOS transistor circuits. IEEE Trans. on CAD of Integrated Circuits and Systems, 10(5):589-595, 1991. [doi]

Abstract

Abstract is missing.