SRAM Arrays with Built-in Parity Computation for Real-Time Error Detection in Cache Tag Arrays

Ramon Canal, Yiannakis Sazeides, Arkady Bramnik. SRAM Arrays with Built-in Parity Computation for Real-Time Error Detection in Cache Tag Arrays. In Design, Automation & Test in Europe Conference & Exhibition, DATE 2021, Grenoble, France, February 1-5, 2021. pages 711-716, IEEE, 2021. [doi]

Abstract

Abstract is missing.