Juan Castillo, Hector Posadas, Eugenio Villar, Marcos MartÃnez. Fast instruction cache modeling for approximate timed HW/SW co-simulation. In R. Iris Bahar, Fabrizio Lombardi, David Atienza, Erik Brunvand, editors, Proceedings of the 20th ACM Great Lakes Symposium on VLSI 2009, Providence, Rhode Island, USA, May 16-18 2010. pages 191-196, ACM, 2010. [doi]
Abstract is missing.