Delay Fault Models and Test Generation for Random Logic Sequential Circuits

Tapan J. Chakraborty, Vishwani D. Agrawal, Michael L. Bushnell. Delay Fault Models and Test Generation for Random Logic Sequential Circuits. In DAC. pages 165-172, 1992. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.