Circuit performance optimization for local intra-die process variations using a gate selection metric

VĂ­ctor H. Champac, Alejandra Nicte-ha Reyes, Andres F. Gomez. Circuit performance optimization for local intra-die process variations using a gate selection metric. In 2015 IFIP/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2015, Daejeon, South Korea, October 5-7, 2015. pages 165-170, IEEE, 2015. [doi]

Abstract

Abstract is missing.