The following publications are possibly variants of this publication:
- 9.6 A 2.56mW 40MHz-Bandwidth 75dB-SNDR Partial-Interleaving SAR-Assisted NS Pipeline ADC With Background Inter-Stage Offset CalibrationYan Song, Yan Zhu 0001, Chi-Hang Chan, Rui Paulo Martins. isscc 2020: 164-166 [doi]
- A 1.6-GS/s 12.2-mW Seven-/Eight-Way Split Time-Interleaved SAR ADC Achieving 54.2-dB SNDR With Digital Background Timing Mismatch CalibrationMingqiang Guo, Jiaji Mao, Sai-Weng Sin, He Gong Wei, Rui P. Martins. jssc, 55(3):693-705, 2020. [doi]
- A 10-bit 500-MS/s Partial-Interleaving Pipelined SAR ADC With Offset and Reference Mismatch CalibrationsYan Zhu 0001, Chi-Hang Chan, Seng-Pan U, Rui Paulo Martins. tvlsi, 25(1):354-363, 2017. [doi]