The following publications are possibly variants of this publication:
- A 6.4-GS/s 10-b Time-Interleaved SAR ADC with Time-Skew Immune Sampling Network in 28-nm CMOSNing Ding, Yusong Mu, Yuping Guo, Teng Chen, Yuchun Chang. jcsc, 29(16), 2020. [doi]
- A Relative-Prime Rotation Based Fully On-Chip Background Skew Calibration for Time-Interleaved ADCsDong-Jin Chang, Seung-Tak Ryu. vlsit 2022: 174-175 [doi]
- A 38-mW 7-bit 5-GS/s Time-Interleaved SAR ADC with Background Skew CalibrationYung-Hui Chung, Chia Yi Hu, Che-Wei Chang. asscc 2018: 243-246 [doi]
- A 7b 4.5GS/s 4× Interleaved SAR ADC with Fully On-Chip Background Timing Skew CalibrationYi-Hu Wang, Soon-Jyh Chang. isscc 2023: 274-275 [doi]