A strategy for fault tolerant reconfigurable Network-on-Chip design

Navonil Chatterjee, Priyajit Mukherjee, Santanu Chattopadhyay. A strategy for fault tolerant reconfigurable Network-on-Chip design. In 20th International Symposium on VLSI Design and Test, VDAT 2016, Guwahati, India, May 24-27, 2016. pages 1-2, IEEE, 2016. [doi]

Abstract

Abstract is missing.