A DFT Technique for Delay Fault Testability and Diagnostics in 32-Bit High Performance CMOS ALUs - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Bhaskar Chatterjee, Manoj Sachdev, Ali Keshavarzi. A DFT Technique for Delay Fault Testability and Diagnostics in 32-Bit High Performance CMOS ALUs. In Proceedings 2004 International Test Conference (ITC 2004), October 26-28, 2004, Charlotte, NC, USA. pages 1108-1117, IEEE, 2004. [doi]

This author has not been identified. Look up 'Bhaskar Chatterjee' in GoogleThis author has not been identified. Look up 'Manoj Sachdev' in GoogleThis author has not been identified. Look up 'Ali Keshavarzi' in Google

runs on WebDSL