The following publications are possibly variants of this publication:
- Taming Process Variations in CNFET for Efficient Last-Level Cache DesignDawen Xu 0002, Zhuangyu Feng, Cheng Liu 0008, Li Li, Ying Wang 0001, Huawei Li, Xiaowei Li 0001. tvlsi, 30(4):418-431, 2022. [doi]
- Exploring emerging CNFET for efficient last level cache designDawen Xu, Li Li, Ying Wang, Cheng Liu, Huawei Li. aspdac 2019: 426-431 [doi]
- FReaC Cache: Folded-logic Reconfigurable Computing in the Last Level CacheAshutosh Dhar, Xiaohao Wang, Hubertus Franke, Jinjun Xiong, Jian Huang, Wen-mei W. Hwu, Nam Sung Kim, Deming Chen. micro 2020: 102-117 [doi]
- EECache: exploiting design choices in energy-efficient last-level caches for chip multiprocessorsHsiang-Yun Cheng, Matthew Poremba, Narges Shahidi, Ivan Stalev, Mary Jane Irwin, Mahmut T. Kandemir, Jack Sampson, Yuan Xie 0001. islped 2014: 303-306 [doi]
- EECache: A Comprehensive Study on the Architectural Design for Energy-Efficient Last-Level Caches in Chip MultiprocessorsHsiang-Yun Cheng, Matt Poremba, Narges Shahidi, Ivan Stalev, Mary Jane Irwin, Mahmut T. Kandemir, Jack Sampson, Yuan Xie 0001. taco, 12(2):17, 2015. [doi]