Test Chips With Scan-Based Logic Arrays

Yu-Hsiang Chen, Chia-Ming Hsu, Kuen-Jong Lee. Test Chips With Scan-Based Logic Arrays. IEEE Trans. on CAD of Integrated Circuits and Systems, 40(4):790-802, 2021. [doi]

Abstract

Abstract is missing.