Clock-Less DFT and BIST for Dual-Rail Asynchronous Circuits

Tsai-Chieh Chen, Chia-Cheng Pai, Yi-Zhan Hsieh, Hsiao-Yin Tseng, Chien-Mo James Li, Tsung-Te Liu, I-Wei Chiu. Clock-Less DFT and BIST for Dual-Rail Asynchronous Circuits. J. Electronic Testing, 37(4):453-471, 2021. [doi]

Authors

Tsai-Chieh Chen

This author has not been identified. Look up 'Tsai-Chieh Chen' in Google

Chia-Cheng Pai

This author has not been identified. Look up 'Chia-Cheng Pai' in Google

Yi-Zhan Hsieh

This author has not been identified. Look up 'Yi-Zhan Hsieh' in Google

Hsiao-Yin Tseng

This author has not been identified. Look up 'Hsiao-Yin Tseng' in Google

Chien-Mo James Li

This author has not been identified. Look up 'Chien-Mo James Li' in Google

Tsung-Te Liu

This author has not been identified. Look up 'Tsung-Te Liu' in Google

I-Wei Chiu

This author has not been identified. Look up 'I-Wei Chiu' in Google