Clock-Less DFT and BIST for Dual-Rail Asynchronous Circuits

Tsai-Chieh Chen, Chia-Cheng Pai, Yi-Zhan Hsieh, Hsiao-Yin Tseng, Chien-Mo James Li, Tsung-Te Liu, I-Wei Chiu. Clock-Less DFT and BIST for Dual-Rail Asynchronous Circuits. J. Electronic Testing, 37(4):453-471, 2021. [doi]

Abstract

Abstract is missing.