Researchr is a web site for finding, collecting, sharing, and reviewing scientific publications, for researchers by researchers.
Sign up for an account to create a profile with publication list, tag and review your related work, and share bibliographies with your co-authors.
Tsai-Chieh Chen, Chia-Cheng Pai, Yi-Zhan Hsieh, Hsiao-Yin Tseng, Chien-Mo James Li, Tsung-Te Liu, I-Wei Chiu. Clock-Less DFT and BIST for Dual-Rail Asynchronous Circuits. J. Electronic Testing, 37(4):453-471, 2021. [doi]
Possibly Related PublicationsThe following publications are possibly variants of this publication: Logic BIST Architecture Using Staggered Launch-on-Shift for Testing Designs Containing Asynchronous Clock DomainsShianling Wu, Laung-Terng Wang, Lizhen Yu, Hiroshi Furukawa, Xiaoqing Wen, Wen-Ben Jone, Nur A. Touba, Feifei Zhao, Jinsong Liu, Hao-Jan Chao, Fangfang Li, Zhigang Jiang. dft 2010: 358-366 [doi]
The following publications are possibly variants of this publication: