A Comprehensive Stochastic Design Methodology for Hold-Timing Resiliency in Voltage-Scalable Design

Zhengyu Chen, Huanyu Wang, Geng Xie, Jie Gu. A Comprehensive Stochastic Design Methodology for Hold-Timing Resiliency in Voltage-Scalable Design. IEEE Trans. VLSI Syst., 26(10):2118-2131, 2018. [doi]

Abstract

Abstract is missing.