The following publications are possibly variants of this publication:
- A 15-Gb/s Single-Ended NRZ Receiver Using Self-Referenced Technique With 1-Tap Latched DFE for DRAM InterfacesSeongcheol Kim, Jincheol Sim, Hyunsu Park, Yoonjae Choi, Jonghyuck Choi, Chulwoo Kim. tcasII, 70(1):101-105, 2023. [doi]
- A 3.2Gb/s 8b Single-Ended Integrating DFE RX for 2-Drop DRAM Interface with Internal Reference Voltage and Digital CalibrationHyung-Joon Chi, Jae-Seung Lee, Seong-Hwan Jeon, Seung-Jun Bae, Jae-Yoon Sim, Hong June Park. isscc 2008: 112-113 [doi]
- A 2-Gb/s CMOS Integrating Two-Tap DFE Receiver for Four-Drop Single-Ended SignalingSeung-Jun Bae, Hyung-Joon Chi, Young-Soo Sohn, Jae-Seung Lee, Jae-Yoon Sim, Hong June Park. tcas, 56-I(8):1645-1656, 2009. [doi]
- 23.7 A time-based receiver with 2-tap DFE for a 12Gb/s/pin single-ended transceiver of mobile DRAM interface in 0.8V 65nm CMOSIl-Min Yi, Min-Kyun Chae, Seok-Hun Hyun, Seung-Jun Bae, Jung Hwan Choi, Seong-Jin Jang, Byungsub Kim, Jae-Yoon Sim, Hong June Park. isscc 2017: 400-401 [doi]
- 10.4 A 5.8Gb/s adaptive integrating duobinary-based DFE receiver for multi-drop memory interfaceHyun-Wook Lim, Sung-Won Choi, Sang Kyu Lee, Chang-Hoon Baek, Jae-Youl Lee, Gyoo-Cheol Hwang, Bai-Sun Kong, Young-Hyun Jun. isscc 2015: 1-3 [doi]
- A 5.8-Gb/s Adaptive Integrating Duobinary DFE Receiver for Multi-Drop Memory InterfaceHyun-Wook Lim, Sung-Won Choi, Jeong-Keun Ahn, Woong-Ki Min, Sang Kyu Lee, Chang-Hoon Baek, Jae-Youl Lee, Gyoo-Cheol Hwang, Young-Hyun Jun, Bai-Sun Kong. jssc, 52(6):1563-1575, 2017. [doi]
- A Single-Ended NRZ Receiver With Gain-Enhanced Active-Inductive CTLE and Reference-Selection DFE for Memory InterfacesJonghyuck Choi, Yoonjae Choi, Jincheol Sim, Youngwook Kwon, Seungwoo Park, Seongcheol Kim, Changmin Sim, Chulwoo Kim. jssc, 59(4):1261-1270, April 2024. [doi]
- 22.3 A 42Gb/s Single-Ended Hybrid-DFE PAM-3 Receiver for GDDR7 Memory InterfacesBoram Kim, Hankyu Chi, Hyeongjun Ko, Sang-Yeon Byeon, Sungkwon Lee, Changhyun Pyo, Seulgi Kim, Byungjun Kang, Eunji Song, Kwangjin Na, Jin-Youp Cha, Hyesoo Kim, Shinyoung Park, Woo-seok Choi, Kyunghoon Kim, Hae Kang Jung, Joohwan Cho, Jonghwan Kim. isscc 2025: 1-3 [doi]
- A 0.9-V 15.6-Gb/s Single Ended NRZ Receiver with 1-Tap DFE for Low-Power Memory InterfacesJongmin Lee, Ki-Soo Lee, Joo-Hyung Chae. elinfocom 2024: 1-4 [doi]
- A Time-Based Receiver With 2-Tap Decision Feedback Equalizer for Single-Ended Mobile DRAM InterfaceIl-Min Yi, Min-Kyun Chae, Seok-Hun Hyun, Seung-Jun Bae, Jung Hwan Choi, Seong-Jin Jang, Byungsub Kim, Jae-Yoon Sim, Hong June Park. jssc, 53(1):144-154, 2018. [doi]
- A PAM-4 Crosstalk Compensation Receiver Using an RC Circuit per Pin for 4×24 Gb/s/Pin Single-Ended DRAM InterfaceHo-Jun Kim, Sung-Yong Cho, Tae-young Oh, Hong June Park. tcasI, 71(12):6010-6020, December 2024. [doi]