Characterization of logic circuit techniques and optimization for high-leakage CMOS technologies

Phillip Chin, Charles A. Zukowski, George Gristede, Stephen V. Kosonocky. Characterization of logic circuit techniques and optimization for high-leakage CMOS technologies. Integration, 38(3):491-504, 2005. [doi]

Authors

Phillip Chin

This author has not been identified. Look up 'Phillip Chin' in Google

Charles A. Zukowski

This author has not been identified. Look up 'Charles A. Zukowski' in Google

George Gristede

This author has not been identified. Look up 'George Gristede' in Google

Stephen V. Kosonocky

This author has not been identified. Look up 'Stephen V. Kosonocky' in Google