Characterization of logic circuit techniques and optimization for high-leakage CMOS technologies

Phillip Chin, Charles A. Zukowski, George Gristede, Stephen V. Kosonocky. Characterization of logic circuit techniques and optimization for high-leakage CMOS technologies. Integration, 38(3):491-504, 2005. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.