The following publications are possibly variants of this publication:
- Row-buffer decoupling: A case for low-latency DRAM microarchitectureSeongil O, Young Hoon Son, Nam Sung Kim, Jung Ho Ahn. isca 2014: 337-348 [doi]
- Tiered-latency DRAM: A low latency and low cost DRAM architectureDonghyuk Lee, Yoongu Kim, Vivek Seshadri, Jamie Liu, Lavanya Subramanian, Onur Mutlu. hpca 2013: 615-626 [doi]
- Partial Row Activation for Low-Power DRAM SystemYebin Lee, Hyeonggyu Kim, Seokin Hong, Soontae Kim. hpca 2017: 217-228 [doi]
- DRAM-Latency Optimization Inspired by Relationship between Row-Access Time and Refresh TimingWongyu Shin, Jungwhan Choi, Jaemin Jang, Jinwoong Suh, Youngsuk Moon, Yongkee Kwon, Lee-Sup Kim. TC, 65(10):3027-3040, 2016. [doi]
- Adaptive-latency DRAM: Optimizing DRAM timing for the common-caseDonghyuk Lee, Yoongu Kim, Gennady Pekhimenko, Samira Manabi Khan, Vivek Seshadri, Kevin Kai-Wei Chang, Onur Mutlu. hpca 2015: 489-501 [doi]