The following publications are possibly variants of this publication:
- Pulsed-Latch Aware Placement for Timing-Integrity OptimizationYi-Lin Chuang, Sangmin Kim, Youngsoo Shin, Yao-Wen Chang. tcad, 30(12):1856-1869, 2011. [doi]
- Integrated Latch Placement and Cloning for Timing OptimizationJinwook Jung, Gi-Joon Nam, Woohyun Chung, Youngsoo Shin. todaes, 24(2), 2019. [doi]
- Design-hierarchy aware mixed-size placement for routability optimizationYi-Lin Chuang, Gi-Joon Nam, Charles J. Alpert, Yao-Wen Chang, Jarrod A. Roy, Natarajan Viswanathan. iccad 2010: 663-668 [doi]
- Voltage island aware floorplanning for power and timing optimizationWan-Ping Lee, Hung-Yi Liu, Yao-Wen Chang. iccad 2006: 389-394 [doi]