Researchr is a web site for finding, collecting, sharing, and reviewing scientific publications, for researchers by researchers.
Sign up for an account to create a profile with publication list, tag and review your related work, and share bibliographies with your co-authors.
B. Chung, J. B. Kuo. Gate-level dual-threshold static power optimization methodology (GDSPOM) using path-based static timing analysis (STA) technique for SOC application. Integration, 41(1):9-16, 2008. [doi]
Possibly Related PublicationsThe following publications are possibly variants of this publication: Gate-Level Dual-Threshold Static Power Optimization Methodology (GDSPOM) Using Path-Based Static Timing Analysis (STA) TechniqueB. Chung, J. B. Kuo. patmos 2006: 237-246 [doi] Gate-level dual-threshold static power optimization methodology (GDSPOM) for designing high-speed low-power SOC applications using 90nm MTCMOS technologyB. Chung, J. B. Kuo. iscas 2006: [doi]
The following publications are possibly variants of this publication: