The following publications are possibly variants of this publication:
- An 8-Bit 1.25-GS/s 2.5-GHz ERBW Folding-Subrange ADC with Power-Efficient Metastability Error Reduction TechniqueBo-Wei Chen, Yung-Hui Chung, Chia-Ming Tsai. vlsi-dat 2021: 1-4 [doi]
- A 0.6-V 12-bit 13.2-fJ/conversion-step SAR ADC with time-domain VCDL-based comparator and metastability immunity techniqueXingyuan Tong, Wei Jin, Chunming Zhang, Xin Xin, Siwan Dong, Qinqin Li. mj, 122:105406, 2022. [doi]
- Improving Eco-Friendly Routing Considering Detailed Mobility Profiles, Driving Behavior and Vehicle TypeAhmed Fahmin, Shenyi Zhang, Muhammad Aamir Cheema, Adel Nadjaran Toosi, Hesham A. Rakha. adc 2022: 128-140 [doi]
- A Low Power 8-bit 2b/Cycle SAR ADC with Multiple Calibration TechniquesYushi Chen, Yuan Yuan, Hualian Tang, Yiqi Zhuang. asicon 2021: 1-4 [doi]
- Analysis and Design of an Efficient 8-Bit 2b/Cycle SAR ADC with Multiple Calibration TechniquesYushi Chen, Yuan Yuan, Hualian Tang, Yiqi Zhuang. cssp, 41(5):2541-2565, 2022. [doi]
- A 1.6 GS/s 42.6-dB SNDR Synthesis Friendly Time-Interleaved SAR ADC Using Metastability Detection and Escape Acceleration TechniqueJiawei Wang, Zhao Gao, Xu Cheng 0002, Jue Wang, Zhen Li, Jun Han 0003, Xiaoyang Zeng. tcasII, 71(4):1859-1863, April 2024. [doi]